3 ms·
Interesting move by Microchip. The previous generation of FPGA had two variants. Igloo2 and SmartFusion2. The latter had an ARM hard macro. When they announced
by diarmuidc 7y ago
Interesting move by Microchip. The previous generation of FPGA had two variants. Igloo2 and SmartFusion2. The latter had an ARM hard macro.
When they announced PolarFire, the ARM was gone and no indication of it coming back. That was a surprise to some of us SF2 users. However they very soon started to promote RISC-V as a softcore. The hardcore followup is a natural progression.
- WillSlim95 7y agoI was an employee there till 2018. The pivot to RISC V was made sometime late in Dec 2016. However thanks to high attrition due to Microchip acquisiton , this has been delayed quite a bit.
- ncmncm 7y agoAttrition... Layoffs? Or exodus?
- WillSlim95 7y agoExodus. Particularly in Verification and post Silicon
- FullyFunctional 7y agoIt was already announced at the RISC-V summit in Santa Clara, December 2018. I couldn't quite tell if the cache was turned off permanently or it is a configuration option.