3 ms·SystemVerilog and synthesizable SystemC, at least.by pjbk 7y agoSystemVerilog and synthesizable SystemC, at least.