I agree that no cache coherency is the entire point of the chip, but the lack of manual control over things like flushing the cache is entirely unrelated to cac

I agree that no cache coherency is the entire point of the chip, but the lack of manual control over things like flushing the cache is entirely unrelated to cache coherency and a significant issue in some of the things we've been trying to do on the chip.