4 ms·Designing a RISC-V CPU in VHDL, Part 18: Control and Status Register Unit2 points by matt_d 7y ago