3 ms·
Right, I mixed up GPUs and CPUs, here. Do ports (as in the picture) have independent pipelines, or do they execute certain pipeline stages of a big pipeline? I
by hydroreadsstuff 7y ago
Right, I mixed up GPUs and CPUs, here.
Do ports (as in the picture) have independent pipelines, or do they execute certain pipeline stages of a big pipeline?
I suppose, either way you can't issue to the same port in the same cycle.
This paper sheds some light on how instructions are divied up between units on NVIDIA GPUs.
http://www.stuffedcow.net/files/gpuarch-ispass2010.pdf http://www.stuffedcow.net/files/gpuarch-ispass2010.pdf
Table IV.
Notice that fp32 mul is in the SFU and SP, while others are not.
- tempguy9999 7y agoI'm the wrong guy to answer this but I believe the ports are available to one pipeline, so no independent pipelines, but instructions behind the 'head' can hop over the head if the head is stalled, if there are execution units free. Instructions can get reordered, over quite a wide window, something like 200 instructions (look up the reorder buffer, ROB, although there's another windows which affects this, something to do with retiring instructions). <https://en.wikipedia.org/wiki/Re-order_buffer> https://en.wikipedia.org/wiki/Re-order_buffer> Come to think of it, I don't know how the ports are used. I am entirely unqualified to answer this question :)