It’s called a “weak ordering memory model.” Synchronization requires explicit memory fence instructions. RISC-V, btw, supports both weak and strong memory mode

It’s called a “weak ordering memory model.” Synchronization requires explicit memory fence instructions. RISC-V, btw, supports both weak and strong memory models as an implementation choice.