3 ms·
Use a functional language, it is way closer to verilog or vhdl. Global variables need different mental model. My experience when I switched.
by mars4rp 8y ago
Use a functional language, it is way closer to verilog or vhdl. Global variables need different mental model.
My experience when I switched.