3 ms·
The "fixed silicon" at least so far mostly seems to be hardware implementations of the existing software mitigation techniques with very similar performance cha
by opencl 8y ago
The "fixed silicon" at least so far mostly seems to be hardware implementations of the existing software mitigation techniques with very similar performance characteristics.
- tedunangst 8y agoCan we test this? Can we install an unpatched OS and observe the same performance penalty? In the case of meltdown, it seems unlikely the CPU is maintaining its own shadow page table. How would it do that?
- IntelMiner 8y agoYou could compile a Linux kernel with the Spectre defenses disabled. I assume userspace software that includes mitgations could also be patched out in the same way for testing
- tarlinian 8y agoI agree, I remember reading this article and thinking something was odd...how could you implement page table isolation in hardware? The Spectre improvement could plausibly be more similar to software mitigation...
- quotemstr 8y agoAnd that's a shame, since in principle, the hardware can do better than software. I've heard of approaches ranging from better cache partitioning to transactional commit to cache on instruction retirement. I can only imagine that Intel is working on these systemic fixes in the next big microarchitecture revision while continuing to apply cruder hacks on older cores that can't, say, alter low-level instruction retirement much.