Oh that’s cool! I had read about simulated annealing being used to optimize FPGA logic unit layouts. I assumed something similar was used to optimize gate lay

Oh that’s cool! I had read about simulated annealing being used to optimize FPGA logic unit layouts. I assumed something similar was used to optimize gate layouts but never thought about actually optimizing the transistor layouts independent of NAND. That sounds like a great idea!