3 ms·
My experience with 40 core Xeons is that the memory bandwidth makes it too difficult to get really good performance out of them as it is.
by physicsguy 8y ago
My experience with 40 core Xeons is that the memory bandwidth makes it too difficult to get really good performance out of them as it is.
- rbanffy 8y agoIt depends on your problem. If your workload spends a lot of time waiting for a cache miss, halving the number of threads and spreading them across cores will increase available cache for each thread and increase your throughput substantially. If the working data is larger than the cache, additional memory channels will make your life much better, so getting the CPU with the most memory interfaces will be more important than getting the one with more cores, threads, SIMD pipelines or GHz. I would say that serving web requests from one of these or simulating quantum computers is not the best cost/benefit you'll find, but if you need to do something like CFD, it seems like a good match. I may be off a bit, but the last two generations of Xeon Phis could emulate a general 10-12 qubit quantum computer without leaving the HBM memory on the processor module and hitting the external memory buses. I'm curious if anyone has tried that.
- zamadatix 8y ago34 gigabits/sec/core isn't astounding by any means but unless you went looking for more cores as a performance solution to your already io-bound workload it should be plenty.