3 ms·Design Flow of Accelerating Hybrid Extremely Low Bit-Width NN in Embedded FPGA1 points by godelmachine 8y ago