Removing complexity (gates) means yield goes up. My indications from being on the periphery of developing custom silicon and respinning it is that NRE is not $

Removing complexity (gates) means yield goes up. My indications from being on the periphery of developing custom silicon and respinning it is that NRE is not $500k for devices that are more advanced (ie multiple sparc cores + dsp + application specific logic)