5 ms·
Cache coherency is not the same as memory consistency models. This article is talking about cache coherence, and you are talking about memory consistency. As a
by tntn 8y ago
Cache coherency is not the same as memory consistency models. This article is talking about cache coherence, and you are talking about memory consistency.
As an example, both ARM and x86 have coherent caches, but neither guarantees sequential consistency. x86 guarantees (something similar to) TSO, and ARM is way more relaxed than that.
- opencl 8y agoThe article is confusing because it is talking about cache coherency but keeps calling it consistency. "The most common protocol that’s used to enforce consistency amongst caches, is known as the MESI protocol." When MESI is a coherence protocol.