I was surprised to know that Verilog is a type of reactive programming language, which basically responds to multiple events of clock propagation and signal tra

I was surprised to know that Verilog is a type of reactive programming language, which basically responds to multiple events of clock propagation and signal transfer. Why not VHDL then?