10 ms·

I know you're joking, but Verilog isn't really the best language... I mean, it wasn't even made for chip synthesis.