4 ms·LMARV-1 (non-FPGA RISC-V CPU) Part 2: Redesigning and Testing the Register File1 points by MrRadar 8y ago