Yeah, I recall a thread earlier this week talking about a large divergence in how resets where handled between FPGAs and ASICs. It's a interesting space for su

Yeah, I recall a thread earlier this week talking about a large divergence in how resets where handled between FPGAs and ASICs. It's a interesting space for sure and I'm definitely curious how these hybrid systems shake out.