2 ms·Exploiting Row-Level Temporal Locality in DRAM to Reduce Memory Access Latency1 points by godelmachine 9y ago