2 ms·

I love iVerilog, so I sure hope this is developed enough before I'm forced to use VHDL for a project.