2 ms·But they are all beneath Verilog, which is slightly below VHDL :-)by dkarl 16y agoBut they are all beneath Verilog, which is slightly below VHDL :-)