5 ms·

It seems both of you haven't read the article itself. The new CPU design is not about high-end CPU you expect from Intel or AMD. It is about CPUs for the IoT. W

It seems both of you haven't read the article itself. The new CPU design is not about high-end CPU you expect from Intel or AMD. It is about CPUs for the IoT. We are talking about Cortex-M alike CPUs you find in micro-controllers from Infineon, NXP, Renesas, and alike. BTW there is competition to the ARM design. It is the micro-controllers from NXP former Freescale, which have their own CPU design heavily used in automotive.

pedroaraujo 9y ago
The comment applies to both high-end CPUs and to microcontrollers as well. Power and performance are even more critical on a microcontroller than on an high-end CPU.
- dkersten 9y ago
  And yet you yourself said: > The CPUs you mentioned were simple micro-controllers, they were not designed for heavy processing tasks, they don't even have a branch predictor which is something fundamental to have some significant performance. So it seems his comparison was fair, after all? Given that the article is about microcontrollers too.
pkhagah 9y ago
IITM will start with tapeout of microcontroller class(C-class) CPU. But IITM is designing mobile, server and HPC class CPUs. http://rise.cse.iitm.ac.in/shakti.html http://rise.cse.iitm.ac.in/shakti.html
gsmadhusudan 9y ago
I am not sure where we have indicated that the focus is only on IoT class cores. The E and C class are aimed at that segment and this segment probably will account for the vast majority of cores shipped. So they are the first ones to be shipped. The I class for example, an early version which is on-line will be a full OO core - quad issue - dual threaded.Server, HPC and vector based cores are equally important for us. The core road-map is clearly outlined on the codeline.
inteleng 9y ago
Do you think ARMs don't have branch predictors or multi-level caching? Did you know some supercomputers are being designed around ARM computers? x86_64 is not king anymore.

pedroaraujo 9y ago

The comment applies to both high-end CPUs and to microcontrollers as well. Power and performance are even more critical on a microcontroller than on an high-end CPU.

dkersten 9y ago
And yet you yourself said: > The CPUs you mentioned were simple micro-controllers, they were not designed for heavy processing tasks, they don't even have a branch predictor which is something fundamental to have some significant performance. So it seems his comparison was fair, after all? Given that the article is about microcontrollers too.

pkhagah 9y ago

IITM will start with tapeout of microcontroller class(C-class) CPU. But IITM is designing mobile, server and HPC class CPUs. http://rise.cse.iitm.ac.in/shakti.html http://rise.cse.iitm.ac.in/shakti.html

gsmadhusudan 9y ago

I am not sure where we have indicated that the focus is only on IoT class cores. The E and C class are aimed at that segment and this segment probably will account for the vast majority of cores shipped. So they are the first ones to be shipped. The I class for example, an early version which is on-line will be a full OO core - quad issue - dual threaded.Server, HPC and vector based cores are equally important for us. The core road-map is clearly outlined on the codeline.

inteleng 9y ago

Do you think ARMs don't have branch predictors or multi-level caching? Did you know some supercomputers are being designed around ARM computers? x86_64 is not king anymore.