Even SMP chips today don't make scheduling particularly easy. Some cores share caches and some don't, some are on different sockets, some don't share the same m

Even SMP chips today don't make scheduling particularly easy. Some cores share caches and some don't, some are on different sockets, some don't share the same memory banks, some are clock boosted or down clocked...