3 ms·
Chip (ASIC, SoC, FPGA) designers kind of all hate verilog and VHDL, but the alternatives, sadly, aren't gaining much traction yet.
by krupan 9y ago
Chip (ASIC, SoC, FPGA) designers kind of all hate verilog and VHDL, but the alternatives, sadly, aren't gaining much traction yet.