This technique is so common in dynamic language implementations that it even has hardware support in some architectures, such as the SPARC TADD instruction that

This technique is so common in dynamic language implementations that it even has hardware support in some architectures, such as the SPARC TADD instruction that adds two registers and sets a condition code if any of the lower bits were set.