2 ms·
I'm guessing it's close to the tpu design, ie a systolic matrix multiplier. Other possible candidates include INT8 DSPs
by deepnotderp 9y ago
I'm guessing it's close to the tpu design, ie a systolic matrix multiplier.
Other possible candidates include INT8 DSPs