"RISC-V is just an ISA" tgragnato wasn't clear enough to be certain about what he/she has in mind, but the RISC-V ISA specification -- as presently written --

"RISC-V is just an ISA" tgragnato wasn't clear enough to be certain about what he/she has in mind, but the RISC-V ISA specification -- as presently written -- has been shown to have memory consistency flaws. This emerged in April when Princeton published their TriCheck findings. RISC-V foundation has since responded by promising revisions to the ISA specification to close the holes. https://www.electronicsweekly.com/open-source-engineering/risc-v-bugs-found-princeton-2017-04/ https://www.electronicsweekly.com/open-source-engineering/ri... https://www.electronicsweekly.com/news/design/eda-and-ip/risc-v-foundation-replies-princeton-bugs-2017-04/ https://www.electronicsweekly.com/news/design/eda-and-ip/ris...