Hardware Description Languages tend to be concurrent by default, with specific syntax for sequential logic. A parallel pair of AND gates is physically concurre

Hardware Description Languages tend to be concurrent by default, with specific syntax for sequential logic. A parallel pair of AND gates is physically concurrent, let alone anything with a clock.