4 ms·Verilog of course. try to do nested if without else in VHDL!by mars4rp 9y agoVerilog of course. try to do nested if without else in VHDL!