3 ms·
Not logs. The gate-level EDIF of a full chip can be pretty big... Sometimes you need to check out exactly how two logic gates were generated by synthesis.
by alain94040 16y ago
Not logs. The gate-level EDIF of a full chip can be pretty big... Sometimes you need to check out exactly how two logic gates were generated by synthesis.