Okay so I asking around on the intel forums. They fences for instruction ordering, and cache load/flush. But not for load/stores. If you load/store from data w

Okay so I asking around on the intel forums. They fences for instruction ordering, and cache load/flush. But not for load/stores. If you load/store from data within an RTM region (after _xend()) you have no atomic protections.