4 ms·
16 TB3 ports would require 64 PCIe 3.0 lanes, and Intel's biggest Xeons only have 40 lanes for the entire system.
by jsheard 10y ago
16 TB3 ports would require 64 PCIe 3.0 lanes, and Intel's biggest Xeons only have 40 lanes for the entire system.
- simcop2387 10y agoThe chipset can add more also, but they will have higher latency. It's common on lower end systems where the CPU only has 16 or so. Those'll go to the graphics card slot (the only 16x on the small board) and all other peripherals will come off the chipset's PCIe lanes.
- jsheard 10y agoThat's true, but the C612/X99 chipsets that pair with Broadwell-EP CPUs only provide an extra 8 PCIe 2.0 lanes. It's still nowhere near enough bandwidth to do what this concept wants to do.
- simcop2387 10y agoDefinitely. They'd have to develop something entirely new to do it, which I bet would cost more than just doing a quad socketed system to get all the lanes.