4 ms·
A bit of trivia: - Each MLC cell actually holds one of 4 distinct charge levels, and thus can encode 2 bits. Same for TLC (8 levels, 3 bits) and QLC (16 charge
by aexaey 10y ago
A bit of trivia:
- Each MLC cell actually holds one of 4 distinct charge levels, and thus can encode 2 bits. Same for TLC (8 levels, 3 bits) and QLC (16 charge levels to encode 4 bits).
- "3D" when talking about solid-state memory, would usually refer to vertically stacked cells [1], which gives you more cells per square millimeter at the same manufacturing process node. This is orthogonal to xLC.
[1] http://www.theregister.co.uk/2013/07/23/sandisk_takes_the_bics_route_to_3d/ http://www.theregister.co.uk/2013/07/23/sandisk_takes_the_bi...
- static_noise 10y agoBeside stacking layers on chips, stacking multiple dies is also used to increase the density per PCB area. (I believe that works for DRAM and flash.) The package you see on the PCB may actually hold tens of silicon slices which themselves each hold tens of layers. This method can be used until heat dissipation becomes an issue, which may be the reason why CPUs/GPUs are not stacked.
- deleted 10y ago[deleted]
- deleted 10y ago[deleted]
- john_reel 10y agoYep they use TSVs.