3 ms·Verilog. I'd like to design and implement a CPU.by danellis 10y agoVerilog. I'd like to design and implement a CPU.