7 ms·
SiFive open sources RISC-V chips
- wyldfire 10y agoSounds like a super neat uC. Is anyone planning a generally available RISC-V with typical ARM or x86-sized caches and memory controllers? RISC-V is open, but so is the SH-esque j-core. Why is RISC-V so much more popular?
- TD-Linux 10y agoRISC-V has a head start - v2.0 was frozen in 2013, and j-core was first announced in 2015.
- asb 10y agoThat's what we're working towards with http://www.lowrisc.org http://www.lowrisc.org
- wyldfire 10y agoI can't seem to find what specs the SoC(s) might have on the site. We're 1yr+ away from being able to buy these parts, right? Also, is anyone scaling the RISC-V up to compete with Xeon/Opteron?
- vhodges 10y agohttps://en.wikipedia.org/wiki/RISC-V#Adopters https://en.wikipedia.org/wiki/RISC-V#Adopters
- cestith 10y agoActually SiFive has two different lines planned. One platform has a memory controller, is multicore, is on a fairly recent process node, and has a 64 bit width. It's just not this one. This one's 32-bit on 180 nm with 16k SRAM. https://www.sifive.com/products/freedom/ https://www.sifive.com/products/freedom/
- amckinlay 10y agoWhere is the management engine (ME)?
- deleted 10y ago[deleted]
- microcolonel 10y agoA beautiful thing. I can think of plenty of markets which would be glad to see this from their SoC vendor.
- greglindahl 10y agoOne of the designs runs on a $99 evaluation FPGA board -- not so bad for something available today. They have actual chips/boards shipping in December & February: https://www.crowdsupply.com/sifive/hifive1 https://www.crowdsupply.com/sifive/hifive1
- deleted 10y ago[deleted]
- vhodges 10y agoThey're also doing silicon: https://www.crowdsupply.com/sifive/hifive1 https://www.crowdsupply.com/sifive/hifive1 Along with: https://www.crowdsupply.com/onchip/open-v https://www.crowdsupply.com/onchip/open-v The fifth RISC-V workshop is on right now and being live blogged at: http://www.lowrisc.org/blog/2016/11/fifth-risc-v-workshop-day-one/ http://www.lowrisc.org/blog/2016/11/fifth-risc-v-workshop-da...
- ant6n 10y agoNeat. Does that board run linux? Can I hook up a screen, mouse and keyboard?
- vhodges 10y agoNo, it's more of an arduino clone.
- duskwuff 10y agoNo. The SiFive part is a microcontroller -- it has 16 KB of RAM.
- ant6n 10y agoHuh, I thought that was the cache. 320Mhz, but 16KB Ram. That seems like an odd combination. Quake ran on a 75MHz cpu, but needed 8MB or ram.
- wyldfire 10y agoQuake was targeted on a CISC-design general purpose CPU, on a very different process from modern ones. Those factors likely explain much of the difference in clock speed. They just couldn't make 320MHz parts as easily then. Even modern x86 CPUs are RISC inside and have microcode to execute the CISC instructions. These particular RISC-V parts are targeting the microcontroller marketplace where there's little RAM required.
- 10y ago
- deepnotderp 10y agoSuper sweet! Gonna get one :)
- erichocean 10y agoI'm convinced RISC-V has a strong future. Tons of momentum, and lots of well-managed projects are building on top of it. Exciting times!
- ant6n 10y agoNeed arm Chromebook-like laptop that's risc-v + Linux
- vasilia 10y agoDoes someone use Chisel language for FPGA programming? I'm using Verilog for my Altera DE1-SoC because it used in "Computer Principles and Design in Verilog HDL".