2 ms·
oh Verilog is so pretty, I missed coding it so badly, compare to VHDL it is very easy and has less bug, try nested without else in VHDL !
by mars4rp 10y ago
oh Verilog is so pretty, I missed coding it so badly, compare to VHDL it is very easy and has less bug, try nested without else in VHDL !