3 ms·

For everyone still confused Verilog --> imperative language EDA --> IDE + compiler GDS --> Assembly