At the CPU level wouldn't you just not bother attaching the address lines above X bits? Then design your toolchain so that you have knowledge that the address

At the CPU level wouldn't you just not bother attaching the address lines above X bits? Then design your toolchain so that you have knowledge that the address space is only X bits.