Yeah, I haven't had the opportunity to use Verilog but it does seem very readable! I want to kind of give this library a similar direction. It's in its infancy

Yeah, I haven't had the opportunity to use Verilog but it does seem very readable! I want to kind of give this library a similar direction. It's in its infancy at the moment :P