You're implying that OP's friend thinks an extra gate would require another clock cycle or something? He's just talking about propagation delay which is obvious

You're implying that OP's friend thinks an extra gate would require another clock cycle or something? He's just talking about propagation delay which is obviously increased with extra logic on the bus (in the multiplexor, or the register-bank-select from a decoder anded with the data lines, say.)