Yosys is a Verilog front-end; this is being designed in VHDL. It looks like there is a translator, but I'm unsure about its license, source availability, and c

Yosys is a Verilog front-end; this is being designed in VHDL. It looks like there is a translator, but I'm unsure about its license, source availability, and capability.