3 ms·

Rocket implementation has clocked at 1.5GHz on a 45nm process That's not bad. How many instructions can this issue per cycle?

• asb 11y ago
  The current Rocket implementation is single issue in-order, but it was designed as a dual issue in-order core.