4 ms·

Agreed. Especially when timings errors happen between different clocks in a deployed chip at different temperatures.