4 ms·
But then you could potentially change fpga supplier by only replacing bitstream packer, why would vendor allowed that?
by sobkas 11y ago
But then you could potentially change fpga supplier by only replacing bitstream packer, why would vendor allowed that?
- sklogic 11y agoCell libraries would still be incompatible. Your only possible portable layer is still RTL (with a lot of effort), exactly the same thing as with entirely closed toolchains.
- nickpsecurity 11y agoGood point. There's still a potential loss for them if that final synthesis phase creates a performance or energy usage advantage for them. I haven't seen any experiments to find out. I do know, outside of device characteristics, they mainly compete on how well their EDA tools utilize them.