4 ms·clock blocksby DigitalJack 11y agoclock blockskrupan 11y agoWhich is yet another SystemVerilog feature that doesn't necessarily need to be tied to the interface language feature.