May be they wanted good speed, freedom from particularly complicated FPGAs, and not to have to order chips as ASICs?.. I'd like to know too; this could be a goo

May be they wanted good speed, freedom from particularly complicated FPGAs, and not to have to order chips as ASICs?.. I'd like to know too; this could be a good thing to have.