3 ms·This is not written in Verilog/VHDL. I doubt they will be able to pass this off as their own work.by rational_indian 11y agoThis is not written in Verilog/VHDL. I doubt they will be able to pass this off as their own work.